Abstract-This work proposes a new bottom-up approach for on-line estimation of circuit performance loss due to BTI/HCI effects. Built on the top of device-level models, it takes into account all factors that impact global circuit aging, namely, process, topology, workload, voltage and temperature variations. The proposed model is fed by voltage and temperature monitors that on-line track dynamic variations. This allows an accurate assessment of the evolution of the circuit critical path delays during its operation. Its accuracy is evaluated here on two circuits implemented in 28nm FD-SOI technology.
INTRODUCTION
The continuous miniaturization of transistors has exacerbated Front-End-Of-Line (FEOL) aging effects such as Bias Temperature Instability (BTI) and Hot Carrier Injection (HCI) in the last years. Both phenomena increase the transistors threshold voltage ( ), resulting in a larger propagation delay in digital circuits. Safe margins must then be added to the circuit design in order to avoid timing faults. This means that either a lower frequency than the maximum allowed one or a higher voltage than the minimum necessary one has to be applied. All these margins lead to a considerable loss of energy efficiency. In addition, aging is a factor to be considered when applying strategies for power reduction, such as Dynamic Voltage and Frequency Scaling (DVFS). Besides the energy efficiency, one should also consider the long term consequences when choosing which V-F level must be applied to the circuit, i.e. the impact on the degradation rate. Moreover, actual processors contain tens or even hundreds of cores. Techniques of task migration could therefore make use of the information about the state of each core to favor the fresher ones over the more degraded ones.
Several works claimed to measure aging by using canary structures such as ring oscillators [1] . Basically, they employ two identical structures, one of them being stressed while the other one is not. It is then possible to obtain a measure of aging by comparing both oscillating frequencies. Nevertheless, the degradation experienced by canary structures is not necessarily the one experienced by the functional circuit itself. One of the reasons is that aging phenomena have a strong dependency on signal probability [2] which is not reproduced through ring oscillators. In parallel, many works have been recently done on the modelling of BTI and HCI effects at device-level [3] [4] . As many SPICE simulators offer reliability simulation functionalities, the circuit degradation can be assessed through simulations with physical aging models either provided by the foundry or developed by the user. However, operating conditions (voltage, temperature and workload) evolve during the circuit lifetime and they are seldom known at the design phase. Besides, the application of such models for an on-line estimation is impossible due their high complexity.
Therefore, there is a need for a mechanism to on-line assess the circuit reliability by estimating the degradation of its critical paths under the actual stress conditions. This work proposes a new methodology for tackling this problem by creating accurate but nonetheless simplified circuit-level aging models from existing device-level models and using in-situ monitors to follow dynamic variations.
The paper is organized as follows. Section II presents the proposed methodology whose objective is first to define simple and accurate circuit-level aging model, and then apply them at run-time. Section III applies this two-stages methodology on two different architectures. Lastly, section IV summarizes the paper outcomes and draws future work directions.
II. PROPOSED SOLUTION
The proposed solution consists of two parts, namely, an Off-line Modelling stage and an On-line Estimation stage. First, a circuit-level model is created off-line from the results of SPICE simulations using physical aging models. Then, the circuit degradation is estimated on-line by feeding the previously created model with records of the voltage , the temperature and workload variations.
Off-line Modelling. The procedure is illustrated in Figure  1 . One or more critical path netlists are extracted from the circuit design. . Note that previous works address the selection of the aging-aware representative paths [5] . The choice of how many and which paths must be selected is not addressed here. The netlists are then simulated within pre-defined ranges using. The resulting propagation delays are gathered and fitted with a model that depends on and . This procedure is repeated for other process corners so that a set of parameters CR-6.1 978-1-5090-6641-4/17/$31.00 ©2017 IEEE for the model is obtained and stored for each "pathcorner" pair.
The next step consists in re-simulating all paths with aging-induced variations. As the propagation delay gets larger over time, it implies that there is at least one parameter of the model that evolves with aging. This parameter shift is evaluated by fitting the aged path delays with the model and comparing the resulting parameters with the fresh ones. The obtained are then fitted in an aging formula that depends on and on the power-on time .
Finally, for a given application, the impact of the workload on aging is obtained using a cycle and bit accurate simulator tool. This tool provides both the circuit signal probabilities and the toggle rate for each circuit signal. The first one is an indispensable factor for estimating BTI degradation while the second one impacts mostly HCI.
The previous procedure is repeated for different workloads so that a set of parameters is stored for each "path-workload" pair.
On-line Estimation. First, local process variations are characterized to calibrate the model parameters, i.e. to choose the appropriate one. This can be done with a ProcessControl Monitor structure, for instance the one proposed in [6] . Then, voltage and temperature dynamic variations are periodically recorded to keep up-to-date using in-situ monitors, e.g. similar to [7] . Finally, whenever a new workload starts running, its respective parameters are loaded. This procedure is illustrated in Figure 2 . When an information about the circuit condition is required, is calculated and then added to the respective parameters in the model. At the end, the value is calculated with and without in order to obtain the delay shift due to aging. Both and computations can be done at software-level since they do not require to be constantly performed. However, a dedicated hardware module can also be envisaged.
III. APPLICATION
The proposed methodology has been validated on two different circuit architectures, namely, a DSP [8] and a RISC processor [9] . Both circuits have been implemented in 28nm FDSOI technology. Their architectures are depicted in A set of identified parameters for a particular path of the RISC processor is shown in Table 1 . SPICE simulations with aging variations were then conducted through Eldo UDRM (User-Defined Reliability Model) API [11] . This tool computes the stress experienced by each transistor during a transient simulation and then performs a new simulation taking into account the resulting degradation. Physical models for BTI and HCI effects are used by the API to compute the degradation endured by the transistors [4] . The CPU times to simulate 1573 conditions for a path for the DSP and the RISC processor were 224 min and 682 min, respectively. The aged path delays were then fitted to the model and new parameters were estimated. As expected, the parameter which evolves with aging is the one related to the threshold voltage , as can be seen in Figure 4 . A parameter shift was then obtained for each condition. Figure 5 shows an example of surface for a power-on time of 20 years.
All obtained
were gathered and fitted to a model constructed from aging models found in the literature [12] : (4) where is the voltage acceleration factor, is the temperature activation energy and is the Boltzmann's constant. Note that this equation has two different time exponents ( , ) since it models both BTI and HCI phenomena which have different time dynamics. Table 2 presents a set of parameters identified for a path of the RISC processor. Figure 4 . Evolution of and from a fresh situation to an aged one (10 ys, 150ºC, 1.2V). There is no significant change of , while shows a shift due to aging . Figure 6 shows an example of evolution over time for both case-study architectures. Even though both curves have similar behaviors over time, the resulting degradation is not the same. Finally, the computed is integrated to the model to obtain the path propagation delay taking aging into account: (5) The increase of the propagation delay due to aging can be obtained by computing the value with (5) and without it (1) and comparing them. In Figure 7 , has been integrated to the model to obtain the surfaces of delay degradation for a power-on time of 20 years. Note that the same conditions were used for both delay and aging calculation, this is why there is almost no degradation at low and . Figure 8 shows similar surfaces but for a fixed corresponding to a stress condition of 1.2V, 125ºC and 20 years. In this case the worst degradation is observed at low . The degradation surfaces obtained using the proposed model is almost identical to the ones obtained through simulations. The model accuracy has been verified for different paths and stress conditions, as shown in Figure 9 . Lastly, dynamic variations have to be taken into account since this model will be used on-line. To handle voltage variations, we applied a similar method to the one in [13] , as depicted in Figure 10 . At a voltage change from to , firstly is calculated, where is the time spent at . Next, the inverse of the function is applied to compute , the time required to have the equivalent but with :
The final parameter shift is then computed considering the time spent at plus :
The same procedure is adopted for workload changes. In this case, the inverse of the function is computed using the corresponding parameters of the new workload. For temperature variations, a simple weighted average is adopted instead. Note that, even though has an exponential dependence on it has a linear behavior within a limited temperature range.
IV. CONCLUSION
This work proposes a new bottom-up approach for on-line estimation of circuit degradation. Built on the top of devicelevel models, it takes into account all factors that impact global circuit aging, namely, process, topology, workload, voltage and temperature variations. Two models are generated, the first for the propagation delay itself, called , while the second, , represents both BTI/HCI effects and is integrated in the model.
The proposed model allows an accurate evaluation of the degradation of the circuit critical paths during its operation. The model is fed by voltage and temperature monitors that on-line track dynamic variations. It has been validated on a DSP and a RISC processor, both implemented in 28nm FD-SOI technology. Finally, reliability strategies making use of this information can be implemented on-the-fly to increase circuit lifetime.
Future work directions will consider the implementation costs of the proposed on-line estimation in a real system. This includes how the and the will be computed and how much resources is needed for it. In addition, the effects of body bias changes in FDSOI UTBB technology is under study and will be included in both models. 
